

PATENT APPLICATION

Docket No.: D387

Inventor(s): Gee L. Lui and Kuang Tsai

Title: Data Aided Symbol Timing Tracking System for Precoded  
Continuous phase Modulated Signals

SPECIFICATION

Statement of Government Interest

The invention was made with Government support under contract  
No. F04701-93-C-0094 by the Department of the Air Force. The  
Government has certain rights in the invention.

Reference to Related Application

The present application is related to applicant's copending  
application entitled Data Aided Carrier Phase Tracking System for  
Precoded Continuous phase Modulated Signals, S/N: xx/xxx,xxx, filed  
yy/yy/yy, by the same inventors.

1 Field of the Invention

2  
3 The invention relates to the field of continuous phase  
4 modulation communications systems. More particularly, the present  
5 invention relates to symbol time tracking for continuous phase  
6 modulations communications systems, such as Gaussian minimum shift  
7 keying communications systems having small bandwidth time products.  
8  
9  
10

11 Background of the Invention

12  
13 In synchronous digital data communication systems, the carrier  
14 phase and symbol timing of the received signal must be acquired and  
15 tracked by the receiver in order to respectively demodulate the  
16 received signal and to recover the transmitted data from the  
17 received signal. Typically, receivers require carrier phase  
18 tracking for signal demodulation and symbol time tracking for data  
19 detection for generating received data streams.  
20

21 Continuous phase modulation (CPM) provides a class of digital  
22 phase modulation signals that have a constant envelope. The  
23 spectral occupancy of a CPM signal can be controlled or tailored to  
24 the available bandwidth of a transmission channel. The constant  
25 envelope CPM signals allow saturated power amplifier operation for  
26 maximum power efficiency. The use of CPM signals in communications  
27 systems can potentially achieve significant improvement in both  
28 power and spectral efficiency over other conventional modulation

1 techniques, at the cost of a moderate increase in receiver  
2 complexity. Bit error rate reduction has been achieved using  
3 trellis CPM demodulation with ideal synchronization. There is a  
4 continuing need to develop hardware implementation of the symbol  
5 time and carrier phase synchronizers that provides required  
6 tracking functions for the coherent CPM receiver. Often, symbol  
7 time tracking and carrier phase tracking limit the performance of  
8 CPM systems.

9  
10 A particular type of CPM system is a Gaussian minimum shift  
11 keying (GMSK) system where a data sequence is precoded and the  
12 precoded data symbols are used for continuous phase modulation. The  
13 GMSK received signals are filtered using Laurent filters and  
14 samplers for providing data samples subject to trellis demodulation  
15 for generating an estimate of the data sequence. Carrier phase  
16 tracking loops are used for demodulating the received signal by  
17 tracking the carrier phase, and symbol time tracking loops are used  
18 for synchronized sampling of Laurent matched filter signals for  
19 generating the data samples that used to generate estimates of the  
20 transmitted bit stream using trellis demodulation. These carrier  
21 phase and symbol time tracking loops are often referred to as  
22 synchronizer. These synchronizers often lose track during noisy  
23 communications.

24  
25 A binary continuous phase modulation signal can be described  
26 by complex envelop equations.

$$\begin{aligned}
z(t) &= \operatorname{Re}(z_b(t)e^{j2\pi f_c t}) \\
z_b(t) &= \sqrt{2E_b / T} e^{j\phi(t, \alpha)} \\
\phi(t, \alpha) &= \pi h \int_{-\infty}^t \sum_{n=0}^{N-1} \alpha_n f(t - nT) dt \\
&= \pi h \sum_{n=0}^{N-1} \alpha_n g(t - nT)
\end{aligned}$$

The term  $z_b(t)$  is called the complex envelope of the CPM signal,  $f_c$  is the carrier frequency,  $E_b$  is the bit energy,  $T$  is the bit duration, and  $N$  is the transmitted data length in bits,  $\alpha = (\alpha_0 \alpha_1 \dots \alpha_{N-1})$ ,  $\alpha_i \in \{\pm 1\}$ , represents one of  $2^N$  equally probable data sequences. The parameter  $h$  is the modulation index,  $f(t)$  is the pulse response of the smoothing filter in the CPM modulator, and  $g(t)$  is the CPM phase response defined in terms of the  $f(t)$  pulse response.

$$g(t) = \int_{-\infty}^t f(s) ds$$

The pulse response  $f(t)$  is limited to the time interval  $[0, LT]$  for some integer  $L$  and having the properties that  $f(t) = f(LT - t)$  and  $g(LT) = 1$ . The pulse amplitude modulation (PAM) representation of signal CPM envelope is well known. Laurent has shown that the complex envelope  $z_b(t)$  can be expressed as a double summation.

$$z_b(t) = \sqrt{2E_b / T} \sum_{k=0}^{2^{L-1}-1} \sum_{n=0}^{N-1} a_{k,n} h_k(t - kT)$$

In this PAM representation of the baseband CPM signal envelope, also referred to as the Laurent decomposition, the  $a_{k,n}$  values are known as pseudo data symbols and are related to the modulated data symbols generally by a pseudo data symbol equation.

$$a_{k,n} = \exp(jh\pi[\sum_{m=0}^n \alpha_m - \sum_{i=0}^{L-1} \alpha_{n-i} \beta_{k,i}])$$

In the pseudo data symbol equation, for all  $k$ ,  $0 \leq k \leq 2^{L-1}$ ,  $\beta_{k,0}=0$  and  $\beta_{ki}$  is a 0 or 1 digit in the binary expansion of  $k = \sum_{i=1}^{L-1} 2^{i-1} \beta_{k,i}$ . These pseudo data symbols take on values in the set  $\{\pm 1, \pm j\}$  when the modulation index  $h$  equals  $1/2$ . In general, the first two pseudo data symbols,  $a_{0,n}$  and  $a_{1,n}$  can be written in an expanded form.

$$a_{0,n} = \exp(j\pi h \sum_{m=0}^n \alpha_m) = a_{0,n-1} J^{\alpha_n}, \quad a_{0,-1} = 1, \quad J = e^{j\pi h}$$

$$a_{1,n} = a_{0,n-L} J^{\alpha_n} J^{\alpha_{n-2}} J^{\alpha_{n-3}} \dots J^{\alpha_{n-L+1}}$$

The set of pulse functions  $\{h_k(t)\}$ , termed Laurent pulse functions, have a real value and are finite in duration, and are formed by an  $h_k(t)$  equation.

$$h_k(t) = \prod_{i=0}^{L-1} c(t + iT + (\beta_{k,i} - 1)LT)$$

where

$$c(t) = \begin{cases} \sin(\pi h - \pi h g(|t|)) / \sin(\pi h), & |t| \leq LT \\ 0, & \text{elsewhere} \end{cases}$$

Among these  $h_k(t)$  pulses, most of the signal energy is carried by the principal Laurent pulse  $h_0(t)$ , which has a duration of  $L+1$  bit times. Another property of the principal Laurent pulse  $h_0(t)$  is that it is symmetrical about  $t=(L+1)T/2$ . The principal Laurent function  $h_0(t)$  output provides a gross estimate of the transmitted symbol sequence. These properties of the principal Laurent pulse function  $h_0(t)$  have not yet been exploited in developing the error signals for the symbol time and carrier phase tracking loops. These and other disadvantages are solved or reduced using the invention.

1  
2 Summary of the Invention  
3

4 An object of the invention is to provide data aided symbol  
5 timing tracking in continuous phase modulation communication  
6 systems.  
7

8 Another object of the invention is to provide data aided  
9 symbol timing tracking in a Gaussian minimum shift keying  
10 communications systems.  
11

12 Yet another object of the invention is to provide data aided  
13 carrier phase tracking in continuous phase modulation communication  
14 systems.  
15

16 Still another object of the invention is to provide data aided  
17 carrier phase tracking in a Gaussian minimum shift keying  
18 communications systems.  
19

20 Still another object of the invention is to provide data aided  
21 carrier phase synchronizers and symbol time synchronizers in  
22 Gaussian minimum shift keying communications systems using  
23 principal Laurent responses for generating carrier phase and symbol  
24 time errors.  
25  
26  
27

28 ///

1       The present invention is directed to data aided  
2 synchronization in digital carrier phase and symbol timing  
3 synchronizers applicable to precoded continuous phase modulation  
4 (CPM) signal formats, such as in Gaussian minimum shift keying  
5 (GMSK) communications systems having, for example, a modulation  
6 index of  $1/2$  with a bandwidth time product (BT) of  $1/5$ . The  
7 imbedded synchronizers enable simple implementations for data  
8 demodulation for CPM signals, such as GMSK signals with small BT  
9 values. Data aided tracking is applied in one form to symbol time  
10 tracking, and in another form, to carrier phase tracking. An  
11 advantage of the proposed data aided symbol timing synchronizer is  
12 the combination of both symbol timing tracking and data  
13 demodulation functions into an integrated process obviating the  
14 need for a separate data demodulator in the receiver. For example,  
15 for GMSK signals with BT values of  $1/3$  and larger, the data  
16 demodulation performance in the symbol timing synchronizer can  
17 provide optimum performance. An advantage of the data aided carrier  
18 phase synchronizer is the combination of both carrier phase  
19 tracking and data demodulation functions into one integrated  
20 process obviating a need for separate data demodulator in the  
21 receiver. For example, for GMSK signals with BT values of  $1/3$  and  
22 larger, the data demodulation performance provided by the carrier  
23 phase synchronizer can also be optimum.

24  
25       In the first form, the symbol time tracking synchronizer  
26 includes a data aided symbol timing error discriminator that  
27 extracts the timing error of the received CPM signal from the  
28 principal Laurent amplitude modulation component by an early and



1 late gating operation followed by a multiplication of the data  
2 decision to remove the data modulation in the error signal. This  
3 symbol timing error signal is then tracked by a second order  
4 digital loop operating at the symbol rate. In the second form, the  
5 carrier phase tracking synchronizer includes a data aided phase  
6 error discriminator that extracts the phase error of the received  
7 CPM signal from the principal Laurent amplitude modulation  
8 component by a cross correlation operation with the data decision  
9 produced by a serial data demodulator. This error signal is then  
10 tracked by a second order digital loop also operating at the symbol  
11 rate.

12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
25  
26  
27  
28

///

These digital synchronizers are used to track the symbol timing or carrier phase of a continuous phase modulation signal received in the presence of noise with the receiver operating in a data demodulation mode. These synchronizers have a nondegraded bit error rate (BER) performance with reduced design complexity. The GMSK signal with a  $BT=1/5$  can be used as a typical partial response CPM signal. The hardware implementation of such a GMSK receiver with both synchronizers can be modeled for providing simulated BER performance. With data precoding of the original data bit stream prior to transmission of the CPM signal, the synchronizers can function as serial demodulators that achieve absolute phase data detection. The data precoding and data aided synchronization approach for detecting symbol timing and carrier phase error is central to providing accurate symbol time and carrier phase tracking in the synchronizers with reduced design complexity. These and other advantages will become more apparent from the following detailed description of the preferred embodiment.

///

Brief Description of the Drawings

Figure 1A is a block diagram of a symbol time synchronized data demodulator.

Figure 1B is a block diagram of a symbol time synchronizer.

Figure 2A is a block diagram of a carrier phase synchronized data demodulator.

Figure 2B is a block diagram of a carrier phase synchronizer.

Figure 3 is a graph depicting Laurent pulse functions.

Figure 4 is a graph depicting an early-late gate function.

Figure 5 is a plot of a symbol time error discriminator curve.

Figure 6 is a plot of a carrier phase discriminator curve.

///

## Detailed Description of the Preferred Embodiment

An embodiment of the invention is described with reference to the figures using reference designations as shown in the figures. Referring to Figure 1A, a symbol time synchronized data demodulator includes a symbol time synchronizer 10 for data demodulating an  $r(t)$  received signal 11 sampled by input sampler 12 using a generated  $t_n$  timing signal 13. The  $r(t)$  received signal 11 is a combination of the transmitted signal  $z_p(t)$  and noise  $n(t)$  and is converted into an  $r_n$  sampled input signal 14. The synchronizer 10 receives the sampled input signal 14 and provides a  $\hat{d}_n$  estimate 15 of the received data sequence of the  $r_n$  sampled input 14 as well as generating a  $t_{mN}$  timing signal 17 and  $t_n$  timing signal 13. The  $r_n$  sampled input 14 can be communicated to conventional Laurent matched filters such as a principal Laurent matched filter 18 and a secondary Laurent matched filter 19 having respective principal and secondary matched filter outputs respectively sampled by samplers 20 and 21 for providing respective filter samples into a Viterbi algorithm demodulator 22 that provides a  $\hat{d}_m$  estimate 23. The matched filters 18 and 19, samplers 20 and 21, and demodulator 22 are used to generate the  $\hat{d}_m$  estimate 23 of the original data sequence using the symbol timing of the  $t_{mN}$  17 timing signal generated by the symbol time synchronizer 10. The filters 18, 19 samplers 20 and 21, and demodulator 22 providing the  $\hat{d}_m$  data estimate 23 represents conventional data demodulation.

///

1 Referring to Figures 1A and 1B, and more particularly to the  
2 symbol time synchronizer of Figure 1B, a real component and an  
3 imaginary component of the  $r_n$  sampled input signal 14 are  
4 respectively isolated by an inphase component isolator 24 and a  
5 quadrature component isolator 26 respectively providing inphase and  
6 quadrature sample signals to an odd timing error detector 32 and an  
7 even timing error detector 34, that in turn, provide respective odd  
8 data and even data signals to a data demultiplexer 36 that provides  
9 the  $\hat{d}_n$  estimated data sequence 15. The odd timing error detector 32  
10 and even timing error detector 34 receive the inphase and  
11 quadrature sampled signals that are respectively communicated to  
12 early-late gates 44a and 44b and Laurent transformers  $h_D(t)$  46a and  
13 46b isolating principal Laurent components. The Laurent transformer  
14 outputs of the transformers 46a and 46b are sampled by samplers 47a  
15 and 47b providing transformed sampled outputs. The early-late gate  
16 outputs of the early-late gates 44a and 44b are sampled by gate  
17 samplers 48a and 48b providing gate sampled outputs, respectively.  
18 The transformer sampled outputs of the transformer samplers 47a and  
19 47b are respectively communicated to hard limiters 50a and 50b. The  
20 gate sampled outputs of the gate samplers 48a and 48b are  
21 respectively communicated to mixers 52a and 52b. The hard limiters  
22 52a and 52b respectively provide the odd data and even data to the  
23 data demultiplexer 36 that provides the  $\hat{d}_n$  estimated data 15. The  
24 mixers 52a and 52b respectively mix odd and even data with the gate  
25 sampled outputs of gate samplers 48a and 48b to respectively  
26 provide  $e_{2k+1}$  odd and  $e_{2k}$  even timing signals that drive a loop  
27 filter 53, that in turn, controls a voltage controlled oscillator  
28 54 used for generating the  $t_n$  timing signal. The  $t_n$  timing signal 13

1 is further communicated to a modulo N counter 55 that provides the  
2  $t_{mN}$  timing signals as well as generating the  $e_{2k+1}$  odd and  $e_{2k}$  even  
3 sampling signals that respectively control the samplers 47a and  
4 47b, and, 48a and 48b. As may now be apparent, the synchronizer 10  
5 operates in a timing loop extending through samplers 47ab, limiters  
6 50ab, mixers 52ab, loop filter 53, VCO 54 and counter 55 for  
7 synchronized generation of the odd and even data and the  $t_n$  and  $t_{mN}$   
8 timing signals, 13 and 17, respectively, while generating the  $\hat{d}_n$   
9 data estimates 15.

10  
11 Referring to Figures 1A, 1B, 2A and 2B, and more particularly  
12 to Figures 2A and 2B, the carrier phase synchronizer demodulator of  
13 Figure 2A and specifically the carrier phase synchronizer 60 of  
14 Figure 2B, the carrier phase synchronizer 60 generates a  $e^{-j\hat{\theta}}$  phase  
15 adjustment signal 59 for adjusting the phase of the  $r(t)$  input  
16 signal 11. The carrier phase synchronizer 60 also receives an  $r_n e^{-j\hat{\theta}}$   
17 input sample signal 61 from a carrier phase sampler 62. The  $r(t)$   
18 received input signal 11 and  $e^{-j\hat{\theta}}$  phase adjustment signal are mixed  
19 by a mixer 63 that provide an input mixed signal that is sampled by  
20 a carrier phase sampler 62 at the rate of the  $t_n$  timing signal for  
21 providing the  $r_n e^{-j\hat{\theta}}$  sampled input signal 61 to the carrier phase  
22 synchronizer 60. The  $r_n e^{-j\hat{\theta}}$  input sampled signal 61 can be fed into  
23 a conventional principal Laurent matched filter 64 and a secondary  
24 Laurent filter 66 providing matched filters outputs respectively to  
25 and sampled by matched filtered samplers 68 and 70 sampled at the  
26 rate of the  $t_{mN}$  symbol timing signals for providing matched filter  
27 inputs into a Viterbi algorithm demodulator 72 that generates a  $\hat{d}_m$   
28 estimate 73 of the original data sequence. The carrier phase

1 synchronizer 60 can also be used to generate the  $\hat{d}_n$  data estimate  
2 15.

3  
4 The carrier phase synchronizer 60 receives the  $t_n$  timing signal  
5 that may originate from the symbol time synchronizer 10 in the  
6 preferred form, or from a convention symbol timing tracking loop,  
7 not shown. The  $r_n e^{-j\hat{\theta}}$  sample input signal 61 is communicated to an  
8 inphase component isolator 74 and a quadrature component isolator  
9 76. The inphase component output of isolator 74 and the quadrature  
10 component output of isolator 76 are respectively sampled by an  
11 inphase sampler 80 and a quadrature sampler 82 at the rate of the  $t_n$   
12 symbol timing signal 13 that also drives a modulo N counter 84  
13 providing  $2kN$  even and  $(2k+1)N$  odd timing sampling signals. The  
14 inphase sampler 80 provides a sampled inphase signal to an inphase  
15 transformer 86 as the quadrature sampler 82 provide a sampled  
16 quadrature signal to a quadrature transformer 88, providing  
17 respectively inphase and quadrature transformed signals to hard  
18 limiters 90a and 90b, and by cross coupling, to mixers 92b and 92a.  
19 The hard limiters 90a and 90b respectively provide inphase and  
20 quadrature hard limited signals to hard limiter samplers 94a and  
21 94b that respectively sample at rates of the  $2kN$  even and  $(2k+1)N$   
22 odd timing sampling signals from the modulo N counter 84. The hard  
23 limiter samplers 94a and 94b respectively provide odd and even data  
24 signals that are fed into a data demultiplexer 94 for generating  
25 the  $\hat{d}_n$  data estimate 15. The odd data and even data are respectively  
26 mixed with the quadrature and inphase transformed signals from the  
27 transformers 88 and 86, respectively, by the mixer 92a and 92b, for  
28 generating  $e_{2k+1}$  odd and  $-e_{2k}$  even timing error signals. The  $-e_{2k}$

1 timing error signal is inverted by inverter 96 for generating an  $e_{2k}$   
2 even timing signal. The  $e_{2k}$  even and  $e_{2k+1}$  odd timing error signals  
3 drive a loop filter 97 that in turn controls a VCO 98 that  
4 generates the  $e^{-j\hat{\theta}}$  phase adjustment signal 59. As may now be  
5 apparent, the carrier phase synchronizer 60 is part of a loop  
6 between the  $e^{-j\hat{\theta}}$  phase adjustment signal 59 and the  $r_n e^{-j\hat{\theta}}$  input  
7 sampled signal 61 with the loop extending through the isolators 74  
8 and 76, samplers 80 and 82, transformers 86 and 88, hard limiters  
9 90a and 90b, samplers 94a and 94b, mixers 92a and 92b, loop filter  
10 97 and VCO 98 for providing the  $e^{-j\hat{\theta}}$  phase adjustment signal 59,  
11 while concurrently generating the  $\hat{d}_n$  data estimate 15.

12  
13 Referring to all of the Figures, the Laurent pulse function is  
14 shown in Figure 3 for the principal  $h_0$  pulse function, the  $h_1(t)$   
15 secondary pulse function and the  $h_2(t)$  tertiary pulse function. The  
16 inphase component isolators 24 and 74 isolate the real component of  
17 the  $r_n$  input signal as the quadrature component isolators 16 and 76  
18 isolate the imaginary component of the  $r_n$  input signal. The inphase  
19 Laurent transformers 46a and 86 isolate the energy of the principal  
20 Laurent pulse component of the real component of the  $r_n$  input signal  
21 as the quadrature Laurent transformers 46b and 88 isolate the  
22 energy of the principal Laurent pulse component of the imaginary  
23 component of the  $r_n$  input signal. The early-late gate function is  
24 shown in Figure 4 for providing a digital transition in synchronism  
25 with Laurent components as isolated by the isolators 24 and 26. In  
26 the symbol timing synchronizer 10, the early-gates 44a and 44b  
27 operate on the respective isolated real and imaginary component  
28 energy for indicating the magnitude of the symbol timing error. The



1 early-late gates 44a and 44b ideally have a positive value and a  
2 negative value on early and late respective sides of the center of  
3 the principal Laurent pulse function. These +/- values are combined  
4 with respective sides of the principal Laurent pulse function to  
5 provide two equal but opposite products that ideally sum to a zero  
6 magnitude error. As the principal Laurent pulse function early or  
7 late shifts relative to the current timing of the +/- gate  
8 function, the magnitude error increases positively or negatively.  
9 The area under the principal Laurent pulse function is multiplied  
10 by the gate function to produce a cross correlation of the gate  
11 function and principal Laurent pulse function for generating the  
12 magnitude error value that is used to adjust the timing signal to  
13 be in synchronism with the current symbol time of the received  
14 signal. Figure 5 shows symbol timing errors for the symbol timing  
15 synchronizer 10.

16  
17 The carrier phase synchronizer 60 uses the Laurent  
18 transformers 86 and 88 for isolating the energy of the principal  
19 Laurent pulse component for generating the magnitude of the carrier  
20 phase error. The carrier phase synchronizer 60 also uses cross  
21 coupled principal Laurent pulse energy for indicating the sign of  
22 the carrier phase error. Figure 6 shows the carrier phase errors of  
23 the carrier phase synchronizer 60.

24  
25 The symbol time synchronized data demodulator includes the  
26 symbol time synchronizer 10 for generating the  $t_n$  timing signal 13  
27 as well as the  $\hat{d}_n$  data estimates 15. The carrier phase synchronizer  
28 60 receives the  $t_n$  symbol timing signal 13 for sampling the real and

1 imaginary isolated components as well as for generating the odd and  
2 even data of the  $\hat{d}_n$  data estimates 15. Hence, both of the  
3 synchronizers 10 and 60 operate as serial data demodulators for  
4 generating the  $\hat{d}_n$  data estimate 15. Both of the symbol timing and  
5 carrier phase serial demodulators of synchronizers 10 and 60  
6 operate respective modulo N counters 55 and 84 at the rate of N  
7 counts per symbol period of T seconds clocked at the rate of the  $t_n$   
8 symbol timing signal 13. The complex envelope  $z_b(t)$  of the CPM input  
9 signal 11 is sampled at a uniform rate of N samples per symbol  
10 period. These  $r_n$  samples are simultaneously applied to the Laurent  
11 transformers 46a, 46b, 86, and 88 that function as data detection  
12 filters.

13 In the symbol timing synchronizer 10, the early-late gates 44a  
14 and 44b function as impulse response filters. At each symbol  
15 decision instant of  $t=KN$  sample counts, for odd values of K, i.e.,  
16  $K=2k+1$ , the timing error between the receiver  $t_n$  timing signal 13  
17 and the timing of the received signal is formed by respectively  
18 multiplying the output of the early-late gate 44a the algebraic  
19 sign of the respective data detection filter, that is, the  
20 transformer 46a and hard limiters 50a. For even values of K, i.e.,  
21  $K=2k$ , the even timing error detector 34 operates similar to the odd  
22 time error detector 32. The algebraic sign of the data detection  
23 filter outputs, that is, the output of the hard limiters 50a and  
24 50b, is a data decision on the received data symbol for precoded  
25 binary CPM received signals. The timing error formed by the  
26 detectors 32 and 34 is then filtered by the loop filter 53,  
27 integrated by the VCO 54, and quantized into sample counts by the  
28 modulo N counter 55 to produce an adjustment to the sampling timing

1 at symbol epoch i.e., at time instants of a multiple of N counts.  
2 The symbol timing signal 13 as well as the sampling signals are  
3 delayed or advanced by the timing adjustment according to whether  
4 the adjustment is positive or negative. No more than N most recent  
5 signal samples need to be stored by the synchronizer to allow for  
6 the advancing of the sampling timing at the symbol time in the  
7 tracking mode.

8  
9 During data demodulation, the transmitted data symbol can be  
10 obtained by differentially decoding two successively received  
11 pseudo data symbols  $a_{0,n}$ . For a CPM modulation index of  $h=0.5$ , the  
12 data stream is precoded into a data stream  $d_k$  fed into the data  
13 modulator having an input symbol stream  $\alpha_k$  with  $\alpha_k = (-1)^k d_{k-1} d_k$ . The  
14 pseudo data symbol  $a_{0,n}$  becomes  $a_{0,n} = J(n) d_n$  with  $J(n)=1$  for  $n$  being  
15 odd and  $J(n)=j$  for  $n$  being even. Thus, with data precoding, either  
16 a conventional trellis demodulator or a serial demodulator of the  
17 synchronizers 10 and 60 can be used to demodulate the received CPM  
18 signal without differential decoding. A CPM modem using precoding  
19 can achieve a performance improvement from 0.5dB to nearly 2.0dB  
20 over a modem without precoding.

21  
22 Because the Laurent pulse function  $h_0(t)$  is the dominant pulse  
23 function in a CPM signal, the symbol timing error of the received  
24 signal relative to the receiver clock can be detected by using the  
25 early-late gating on the received baseband signal in conjunction  
26 with serial data demodulation of the synchronizers 10 and 60. The  
27 timing error is produced by respectively multiplying the data  
28 decisions generated by the serial demodulation of the transformers

46a and 46b and the hard limiters 50a and 50b with the output of the early-late gate 44a and 44b. Respective multiplication by mixers 52a and 52b of the early-late gate output with hard limited data decisions is needed to eliminate the data modulation so that a consistent timing error can be formed. With ideal elimination of the data modulation, the detected timing error is given by a detection equation.

$$D_t(\tau) = \int_0^{(L+1)T} G(s)h_0(s - \tau)ds$$

The early-late gate function  $G(t)$  provides an ideal timing error detection curve  $D_t(\tau)$  for a given CPM signal, such as a BT=1/5 GMSK signal.

Carrier phase error detection is formulated based on a unit amplitude CPM signal received in the absence of channel noise with a carrier phase offset  $\theta$ . The phase offset complex signal envelope is defined by an  $r(t, \theta)$  equation.

$$\begin{aligned} r(t, \theta) &= z_b(t)e^{j\theta} \\ &= \left\{ \sum_{k=0}^{Q-1} \sum_{n=0}^{N-1} a_{k,n} h_k(t - nT) \right\} e^{j\theta} \end{aligned}$$

When the  $r(t, \theta)$  signal is applied to the transformed and hard limited serial demodulator, the demodulator output at time  $t=mT$  is defined by an  $r_m$  equation.

$$\begin{aligned} r_m &= \int_{-\infty}^{\infty} r(t, \theta) h_0(t - mT) dt \\ &= \left\{ \sum_{k=0}^{Q-1} \sum_{n=0}^{N-1} a_{k,n} R_{0,k}(m - n) \right\} e^{j\theta} \\ &= J(m) d_m e^{j\theta} R_{0,0}(0) + \left\{ \sum_{k=0}^{Q-1} \sum_{\substack{n=0 \\ (n \neq m, \\ k=0)}}^{N-1} a_{k,n} R_{0,k}(m - n) \right\} e^{j\theta} \end{aligned}$$

where

$$R_{0,k}(p) = \int_{-\infty}^{\infty} h_0(t) h_k(t + pT) dt$$

With the data  $d_k$  being equally probable, the averaged value of  $d_m a_{k,n}$  is zero for all integers  $m$ , when  $k \neq 0$ , and also for all integers  $m \neq n$  when  $k=0$ . Thus, with the carrier phase error  $\theta$  being small and when the serial demodulators can correctly demodulate the  $m$ -th transmitted bit  $d_m$ , then, by multiplying the serial demodulated bit by the complex conjugate of  $J(m) d_m$  and taking the imaginary part of the product obtains a random variant whose mean value is  $D_\phi(\theta) = R_{0,0}(0) \sin(\theta) \approx R_{0,0}(0) \theta$ . The randomness is due to the intersymbol interference, which is data pattern dependent.

Because both timing and carrier phase error detection use serial demodulation to provide the required data decision for error generation, the transformed and hard limited serial demodulator,

1 such as in the synchronizers 10 and 60, can be used for both the  
2 tracking error generation and data detection. The error signals  
3 produced at every receiver symbol time are applied to the  
4 respective loop filter 53 and 97 and voltage control oscillator 54  
5 and 98 to adjust the sampling timing instants or the carrier phase  
6 to the received signal. Data reliability of a trellis demodulator  
7 is usually better than that of a serial demodulator such as the  
8 synchronizers 10 and 60, particularly when the signal memory span  $L$   
9 is large. However, if  $L$  is small or if an equalizer is used in  
10 cascade with the principal Laurent pulse filter, the simple serial  
11 receiver can perform practically as well as the more complex  
12 trellis demodulator for the purpose of tracking error generation.  
13 Thus, an equivalent variation of the synchronizers 10 and 60 is to  
14 feedback the data decisions from the trellis demodulator to the  
15 error detectors, provided that the processing delay of the trellis  
16 demodulator is properly compensated for and that tracking  
17 performance is not unduly compromised by the delay.

18  
19  
20 The mean error output or discriminator characteristics of the  
21 symbol timing error and carrier phase error detectors is shown for  
22 the  $BT=1/5$  GMSK signal, in Figure 5 and Figure 6, respectively.  
23 These characteristics are obtained by computing in random data the  
24 averaged detector output for a given error offset with the other  
25 offset error set at zero. For small errors, the linear slope of the  
26 timing error discriminator curve is about  $-1.5$  and that of the  
27 phase error discriminator curve is about  $1.0$ . The deviation of  
28 these characteristics from their ideal S curves, at large offset

errors, is attributed to the feedback of erroneous data decisions caused by the intersymbol interference in the GMSK signal.

Both the symbol time synchronizer 10 and carrier phase synchronizer 60 have a linear continuous time model that can be implemented digitally for use in performance simulations of the GMSK receiver. The linear model is appropriate because the tracking error is typically small when the receiver is in a tracking mode. The loop filter, used in each synchronizer 10 and 60, is of a proportional and integral type with a transfer function in the form of  $F(s) = \alpha + \beta/s$  and the VCO transfer function in the form of  $K_v/s$  where  $K_v$  is the VCO gain. The closed loop transfer function of the synchronizers 10 and 60 is defined by an  $H(s)$  equation.

$$H(s) = \frac{\phi_o(s)}{\phi_i(s)} = \frac{2\zeta\omega_n s + \omega_n^2}{s^2 + 2\zeta\omega_n s + \omega_n^2}$$

In the  $H(s)$  equation, the term  $\zeta$  is the damping factor and  $\omega_n$  is the natural frequency of the synchronizers 10 and 60. These parameters are related to the loop filter and gain parameters by  $\alpha = 2\zeta\omega_n/K_D K_v$  and  $\beta = \omega_n^2/K_D K_v$  where  $K_D$  is the slope of the error discriminator curves shown in Figures 5 and 6. The one-sided equivalent noise bandwidth of the synchronizers 10 and 60 is  $B_L = (\omega_n/8\zeta)(1+4\zeta^2)$ . Each of the second order synchronizers 10 and 60 can be digitally implemented with the integrator  $1/s$  approximated by the digital accumulator  $1/(1-z^{-1})$  where  $z^{-1}$  represents a unit bit

1 time delay. In a digital implementation, the natural frequency and  
2 loop bandwidth parameters should be regarded as parameters  
3 normalized by the bit rate. Using the loop parameters  $K_D=1$ ,  $K_V=1$  and  
4  $\zeta=1/\sqrt{2}$  for the carrier phase synchronizer 60 and  $K_D=\sqrt{1.5}$ ,  $K_V=1$  and  
5  $\zeta=1/\sqrt{2}$  for the symbol time synchronizer 10, the step error response  
6 of the carrier phase synchronizer 60 to a 20 degree phase step and  
7 that of the symbol time synchronizer 10 to a half bit time step are  
8 simulated and compared to the theoretical step error response. The  
9 ramp error responses for both synchronizers 10 and 60 are also  
10 simulated and compared to the theoretical ramp error responses. The  
11 dispersion of the simulated error responses from the theoretical is  
12 due to the intersymbol interference in the received signal.

13  
14 The symbol time synchronizer 10 and carrier phase synchronizer  
15 60 are characterized as providing error signals generated from  
16 quadrature Laurent pulse response components of a receiving signal  
17 modulated by symbols generated from a precoded data sequence. In  
18 the preferred form, the principal Laurent components indicates the  
19 original digital bit sequence of the precoded bit stream. The  
20 precoding functions to precondition the transmitted symbol sequence  
21 so that the principal Laurent function indicates the original data  
22 bit stream that is alternately disposed on the I and Q channels of  
23 the transmitted CPM signal.

24  
25 The precoded PCM signal allows the use of the principal  
26 Laurent pulse response for extracting the sign of the symbol timing  
27 error or carrier phase error that is also the data of the original  
28 data uncoded sequence. In the symbol time synchronizer 10, the



1 early-late gates 44a and 44b will extract the magnitude of the  
2 symbol timing error. The early-late gates 44a and 44b are sampled  
3 at the current symbol  $t_n$  timing signal 13. As the timing of the  
4 received signal 11, varies from the current timing of the timing  
5 signal 13, the early-late gates 44a and 44b provide an indication  
6 of the magnitude of the current timing error. The CPM signal will  
7 carry the data information in one symbol time in the inphase  
8 component signal and in the next symbol instance in the quadrature  
9 component signal, as the data bit information content alternates  
10 between the inphase and quadrature components. The timing  
11 synchronizer 10 in combination with data precoding enable efficient  
12 synchronization timing and data extraction at the expense of  
13 requiring the use of both I & Q component signals that might  
14 otherwise be used to communicate two independent data streams. The  
15 loop filter 53 functions to smooth the timing error signal  
16 generated by the detectors 32 and 34. The smoothed timing error  
17 from the loop filter 53 then drives the VCO that in turn provides  
18 the smoothly varying  $t_n$  timing clock signal. The precoded data  
19 provides the sign of the timing error, and hence, the symbol timing  
20 synchronizer 10 is data aided, and hence also provides an estimate  
21 15 of the original data sequence.

22  
23 In the carrier phase synchronizer receives the  $t_n$  timing signal  
24 and the received signal  $r_n$  and operates on the phase error  $\theta$   
25 generated from the  $r(t, \theta)$  equation that describes the phase error.  
26 The carrier phase synchronizer 60 also uses the isolated I & Q  
27 principal Laurent components and determines the sign of the phase  
28 error. But, rather than determining a magnitude of the phase error

1 using early-late gates, the carrier phase synchronizer drifts the  
2 phase error depending on the sine of the phase error having a sign  
3 that is also the original uncoded data sequence. The  $\hat{\theta}$  term  
4 represents the carrier phase error that is generated using cross-  
5 coupling of the Laurent components generating the  $e_{2k}$  and  $e_{2k+1}$   
6 error signals with the sign of  $\hat{\theta}$  indicating the direction of the  
7 phase error drift.

8  
9 The symbol timing synchronizer 10 and the carrier phase  
10 synchronizer 60 offer an efficient mechanism for generating timing  
11 and phase error signal while also providing an indication of the  
12 uncoded data sequence however requiring data precoding having  
13 symbol modulated on both I and Q channels. Those skilled in the art  
14 can make enhancements, improvements, and modifications to the  
15 invention, and these enhancements, improvements, and modifications  
16 may nonetheless fall within the spirit and scope of the following  
17 claims.

18  
19  
20  
21  
22  
23  
24  
25  
26  
27  
28 ///